{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:18:33Z","timestamp":1729660713476,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722236","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"473-478","source":"Crossref","is-referenced-by-count":1,"title":["Network flow-based simultaneous retiming and slack budgeting for low power design"],"prefix":"10.1109","author":[{"given":"Bei","family":"Yu","sequence":"first","affiliation":[]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Song","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382657"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873901"},{"key":"ref12","first-page":"158","article-title":"Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization","author":"nguyen","year":"2003","journal-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref13","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1013235.1013287","article-title":"A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems","author":"kulkarni","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479853"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364568"},{"article-title":"Simultaneous slack budgeting and retiming for synchronous circuits optimization","year":"0","author":"liu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.49.7.950.16384"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297673"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120774"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391603"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147149"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545678"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/43.31546","article-title":"Generation of performance constraints for layout","volume":"8","author":"ravi","year":"1989","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.661250"},{"key":"ref9","article-title":"Predicting potential performance for digital circuits","author":"chen","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref20","first-page":"322","article-title":"Efficient algorithms for buffer insertion in general circuits based on network flow","author":"chen","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531558"},{"key":"ref21","first-page":"1","article-title":"Network flow-based power optimization under timing constraints in msv-driven floorplanning","author":"ma","year":"0"},{"journal-title":"Network Flows Theory Algorithms and Applications","year":"2005","author":"ahuja","key":"ref24"},{"key":"ref23","first-page":"541","article-title":"Clock skew scheduling with delay padding for prescribed skew domains","author":"chuan","year":"0"},{"year":"0","key":"ref25"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722236.pdf?arnumber=5722236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T16:18:29Z","timestamp":1637338709000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722236","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}