{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:13Z","timestamp":1759146973072,"version":"3.38.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722242","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"503-508","source":"Crossref","is-referenced-by-count":9,"title":["An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs"],"prefix":"10.1109","author":[{"given":"Kyuong-Hwan","family":"Lim","sequence":"first","affiliation":[]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref12","article-title":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","author":"tsai","year":"2005","journal-title":"ICCAD"},{"key":"ref13","article-title":"General skew constrained clock network sizing based on sequential linear programming","volume":"24","author":"wang","year":"2005","journal-title":"IEEE TCAD"},{"key":"ref4","article-title":"Unified adaptivity optimization of clock and logic signals","author":"hu","year":"2007","journal-title":"ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.784121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687500"},{"key":"ref7","article-title":"Buffered steiner tree constuction with wire sizing for interconnect layout optimization","author":"okamoto","year":"1996","journal-title":"ICCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547521"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/309847.309983","article-title":"Buffer insertion with accurate gate and interconnect delay computation","author":"alpert","year":"1999","journal-title":"DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221149"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722242.pdf?arnumber=5722242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T07:54:15Z","timestamp":1740988455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722242","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}