{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T11:27:26Z","timestamp":1747654046022},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722256","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"579-584","source":"Crossref","is-referenced-by-count":17,"title":["Exploring the fidelity-efficiency design space using imprecise arithmetic"],"prefix":"10.1109","author":[{"given":"Jiawei","family":"Huang","sequence":"first","affiliation":[]},{"given":"John","family":"Lach","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref12","first-page":"275","article-title":"Multi-dimensional circuit and micro-architecture level optimization","author":"qi","year":"2007","journal-title":"ISQED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1478786.1478840"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref16","first-page":"13","article-title":"CORDIC implementation with parameterizable ASIC\/SoC flow","author":"qi","year":"2010","journal-title":"IEEE Southeastcon"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref3","first-page":"69","article-title":"An enhanced low-power high-speed adder for error tolerant application","author":"zhu","year":"2009","journal-title":"ISIC"},{"key":"ref6","article-title":"Self-Validated Numerical Methods and Applications","author":"de figueiredo","year":"1997","journal-title":"Brazilian Mathematics Colloquium Monograph"},{"journal-title":"Interval Analysis","year":"1966","author":"moore","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397266"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref9","first-page":"1560","article-title":"Error resilient system architecture (ERSA) for probabilistic applications","author":"bau","year":"2010","journal-title":"DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413125"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722256.pdf?arnumber=5722256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T00:01:33Z","timestamp":1490054493000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722256","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}