{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:41Z","timestamp":1773247061379,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722264","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"621-626","source":"Crossref","is-referenced-by-count":21,"title":["Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs"],"prefix":"10.1109","author":[{"given":"Jae-Seok","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwoo","family":"Pak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/20\/5\/012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419115"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.94.42"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"ref16","year":"0"},{"key":"ref4","article-title":"A General Framwwork for Spatial Correlation Modeling in VLSI Design","author":"liu","year":"2007","journal-title":"Proc Design Automation Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397269"},{"key":"ref8","article-title":"Through Silicon Via Stress Characterization","author":"dao","year":"2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419833"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872088"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","location":"Yokohama, Japan","start":{"date-parts":[[2011,1,25]]},"end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722264.pdf?arnumber=5722264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T00:06:24Z","timestamp":1490054784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722264","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}