{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T20:32:21Z","timestamp":1775766741431,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722265","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"627-632","source":"Crossref","is-referenced-by-count":7,"title":["Track routing optimizing timing and yield"],"prefix":"10.1109","author":[{"given":"X.","family":"Gao","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Hawaii at Manoa, Honolulu, HI 96822"}]},{"given":"L.","family":"Macchiarlo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Hawaii at Manoa, Honolulu, HI 96822"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675260"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11081-007-9001-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466546"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.511579"},{"key":"ref5","article-title":"Algorithmic Graph Theory and Perfect Graphs","author":"golumbic","year":"1980"},{"key":"ref12","year":"0"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"872","DOI":"10.1109\/TCAD.2008.917589","article-title":"Track Routing and Optimization for Yield","volume":"27","author":"minsik","year":"2008","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref7","first-page":"61","article-title":"Wire Packing - A Strong Formulation of Crosstalk-Aware Chip-Level Track\/Layer Assignment with an Efficicent Integer Programming Solution","author":"kay","year":"2000","journal-title":"Proc of ISPD"},{"key":"ref2","first-page":"487","article-title":"Wire Density Driven Gobal Routing for CMP Variation and Timing","author":"cho","year":"2006","journal-title":"Proc of ICCAD"},{"key":"ref9","article-title":"Combinatorial Optimization: Theory and Algorithms","author":"korte","year":"2006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167514"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","location":"Yokohama, Japan","start":{"date-parts":[[2011,1,25]]},"end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722265.pdf?arnumber=5722265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T19:42:35Z","timestamp":1775763755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5722265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722265","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}