{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T05:27:11Z","timestamp":1741066031972,"version":"3.38.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722270","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"661-667","source":"Crossref","is-referenced-by-count":6,"title":["An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"Jen-Wei","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Wei-Li","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.48"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/1283780.1283801","article-title":"Post-Placement Leakage Optimization for Partially Dynamically Reconfigurable FP-GAs","author":"li","year":"2007","journal-title":"ISLPED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"ref16","article-title":"Multi-Objective Placement of Reconfigurable Hardware Tasks in Real-Time System","author":"lu","year":"2003","journal-title":"CICC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147067"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016751"},{"key":"ref19","article-title":"Design and analysis of segmented routing channels for row-based FPGA's","author":"pedram","year":"2010","journal-title":"INEC"},{"key":"ref4","article-title":"Physically-Aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Re-configuration","author":"banerjee","year":"2005","journal-title":"DAC"},{"key":"ref3","article-title":"Low-Power Programmable FPGA Routing Circuitry","author":"anderson","year":"2010","journal-title":"VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.76"},{"key":"ref5","first-page":"651","article-title":"Exploiting Temporal Idleness to Reduce Leakage Power in Programmable Architectures","author":"bharadwaj","year":"2005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915093"},{"key":"ref7","first-page":"33","article-title":"Active Leakage Power Optimization for FPGAs","author":"farid","year":"2004","journal-title":"ACM\/SIGDA sixth international symposium on Field programmable gate arrays"},{"journal-title":"Technical report xilinx corporation","article-title":"Virtex-II Pro \/ Virtex-II Pro X Complete Data Sheet","year":"2007","key":"ref2"},{"journal-title":"Technical report Spanish Government under CICYT","article-title":"A vertex-list approach to 2D HW multitasking management in RTR FPGAs","year":"2002","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref20","article-title":"Energy-Efficient Scheduling on Multi-Context FPGA's","author":"perng","year":"2006","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217592"},{"key":"ref21","first-page":"562","article-title":"New Performance-Driven FPGA Routing Algorithms","author":"robins","year":"1995"},{"key":"ref24","first-page":"300","article-title":"Temporal Floorplanning using the T-tree Formulation","author":"yuh","year":"2004"},{"key":"ref23","article-title":"Leakage Power Analysis of a 90nm FPGA","author":"tuan","year":"2009","journal-title":"CSE"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722270.pdf?arnumber=5722270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T07:54:36Z","timestamp":1740988476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722270","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}