{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:01:25Z","timestamp":1729677685204,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722296","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"787-792","source":"Crossref","is-referenced-by-count":10,"title":["Mask cost reduction with circuit performance consideration for self-aligned double patterning"],"prefix":"10.1109","author":[{"given":"Hongbo","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuelin","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Yuan","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref12","first-page":"16","article-title":"A cost-driven lithographic correction methodology based on off-the-shelf sizing tools","author":"gupta","year":"2003","journal-title":"Proc DAC 03"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.93"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1117\/12.598884","article-title":"Mask cost analysis via write time estimation","volume":"5756","author":"zhang","year":"2005","journal-title":"Proc SPIE"},{"key":"ref15","article-title":"Methods to reduce lithography costs with reticle engineering","volume":"83","author":"scott","year":"2005","journal-title":"Proc MNE 2005"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"727417","DOI":"10.1117\/12.814406","article-title":"OPC simplification and mask cost reduction using regular design fabrics","volume":"7274","author":"jhaveri","year":"2009","journal-title":"Proc SPIE"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1117\/12.458287","article-title":"OPC strategies to minimize mask cost and writing time","volume":"4562","author":"rieger","year":"2002","journal-title":"Proc SPIE"},{"key":"ref18","article-title":"Enabling double patterning at the 32nm node","author":"monahan","year":"2007","journal-title":"Yield Manag Solutions"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1145\/1065579.1065675","article-title":"Design methodology for ic manufacturability based on regular logic-bricks","author":"kheterpal","year":"2005","journal-title":"DAC '05"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.862583"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/3.820233"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"69244e","DOI":"10.1117\/12.772953","article-title":"22nm half-pitch patterning by CVD spacer self alignment double patterning (SADP)","volume":"6924","author":"christopher","year":"2008","journal-title":"Proc SPIE"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"72721q","DOI":"10.1117\/12.813641","article-title":"Alignment method of self-aligned double patterning process","volume":"7272","author":"tsai","year":"2009","journal-title":"Proc SPIE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514958"},{"key":"ref7","article-title":"SADP: the best option","author":"bencher","year":"2007","journal-title":"Nanochip Technology Journal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.804685"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687510"},{"journal-title":"International Technology Roadmap for Semiconductors Report","year":"2007","key":"ref1"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"72750a","DOI":"10.1117\/12.814701","article-title":"Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond","author":"liebmann","year":"2009","journal-title":"Proc SPIE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419686"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"69251e","DOI":"10.1117\/12.772905","article-title":"Apf pitch-halving for 22nm logic cells using gridded design rules","author":"smayling","year":"2008","journal-title":"Proc SPIE"},{"key":"ref24","first-page":"62","article-title":"A graph theoretic technique to speed up floorplan area optimization","author":"wang","year":"1990","journal-title":"Proc DAC 92"},{"key":"ref23","first-page":"344","article-title":"Exact combinatorial optimization methods for physical design of regular logic bricks","author":"taylor","year":"2007","journal-title":"Proc of DAC '07"},{"article-title":"Guest Blog: Making Restricted Design Rules Work","year":"2010","author":"goering","key":"ref26"},{"article-title":"IC consolidation, node scaling and 3D IC","year":"2010","author":"garrou","key":"ref25"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722296.pdf?arnumber=5722296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T01:13:58Z","timestamp":1560042838000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722296","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}