{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:05:29Z","timestamp":1725613529498},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722305","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"831-836","source":"Crossref","is-referenced-by-count":2,"title":["An integer programming placement approach to FPGA clock power reduction"],"prefix":"10.1109","author":[{"given":"Alireza","family":"Rakhshanfar","sequence":"first","affiliation":[]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629937"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508132"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840933"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272538"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611826"},{"year":"2010","key":"ref15","article-title":"The lp.solve mixed integer linear programming (MILP) solver"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"year":"2010","key":"ref17","article-title":"The FPGA place-and-route challenge benchmark circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981072"},{"key":"ref3","first-page":"657","article-title":"Methodology for high level estunation of FPGA power consumption","author":"liegatanai","year":"2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405687"},{"key":"ref5","first-page":"147","article-title":"Towards scalable placement for FP-GAs","author":"bian","year":"2010","journal-title":"Proc ACM Int l Symp Field Programmable Gate Arrays"},{"journal-title":"Virtex FPGAs Data Sheet","year":"2007","key":"ref8"},{"journal-title":"Stratix-III FPGA Family Data Sheet","year":"2008","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722305.pdf?arnumber=5722305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:40:21Z","timestamp":1490060421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722305","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}