{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:10:42Z","timestamp":1729609842014,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722307","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"837-842","source":"Crossref","is-referenced-by-count":0,"title":["Row-based area-array I\/O design planning in concurrent chip-package design flow"],"prefix":"10.1109","author":[{"given":"Ren-Jie","family":"Lee","sequence":"first","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"853","article-title":"The Importance of Adopting a Package-Aware Chip Design Flow","author":"sheth","year":"2006","journal-title":"Proc ACM\/IEEE Design Automation Conference"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1087","DOI":"10.1109\/TVLSI.2009.2017795","article-title":"Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign","volume":"17","author":"lee","year":"2009","journal-title":"IEEE Trans on Very Large Scale Integration Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012829"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1997.617018"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"837","DOI":"10.1145\/1403375.1403580","article-title":"Novel Pin Assignment Algorithms for Components with Very High Pin Counts","author":"meister","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/FPGA.1995.241858","article-title":"design of fpgas with area i\/o for field programmable mcm","author":"maheshwari","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634848"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009151"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873900"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912202"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283673"},{"key":"ref9","first-page":"518","article-title":"Area-I\/0 Flip-Chip Routing for Chip-Package Co-Design","author":"fang","year":"2008","journal-title":"Proc IEEE\/ACM International Conference on Computer-Aided Design"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722307.pdf?arnumber=5722307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T16:18:27Z","timestamp":1637338707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722307","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}