{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:59:39Z","timestamp":1729659579876,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6164963","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"298-303","source":"Crossref","is-referenced-by-count":3,"title":["Automated data analysis techniques for a modern silicon debug environment"],"prefix":"10.1109","author":[{"given":"Yu-Shen","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743310"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560184"},{"key":"18","first-page":"530","article-title":"Chaff: Engineering an efficient SAT solver","author":"moskewicz","year":"0","journal-title":"Design Automation Conf 2001"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643595"},{"key":"16","first-page":"1","article-title":"BackSpace: Formal analysis for post-silicon debug","author":"paula","year":"0","journal-title":"Int'l Conf on Formal Methods in CAD 2008"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583986"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2006.9"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628907"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/11814948_25"},{"key":"2","first-page":"150","article-title":"Emulation verification of the Motorola 68060","author":"kumar","year":"0","journal-title":"Int'l Conf on Comp Design Oct 1995"},{"key":"20","first-page":"502","article-title":"An extensible SAT-solver","author":"ee?n","year":"2003","journal-title":"SAT"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266359"},{"key":"10","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and tracesignal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans on CAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450506"},{"key":"6","first-page":"982","article-title":"Automated data analysis solutions to silicon debug","author":"yang","year":"0","journal-title":"Design Automation and Test in Europe 2009 Proceedings of"},{"key":"5","article-title":"Virtually every ASIC ends up an FPGA","author":"jaeger","year":"2007","journal-title":"EETimes [Online]"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277906"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2142407"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06164963.pdf?arnumber=6164963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T15:34:08Z","timestamp":1497972848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6164963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6164963","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}