{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T09:30:05Z","timestamp":1776850205621,"version":"3.51.2"},"reference-count":76,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6164968","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"329-334","source":"Crossref","is-referenced-by-count":32,"title":["Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device"],"prefix":"10.1109","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ching-Hao Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Min-Ping Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lai-Fu Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629510"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"37","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","article-title":"Process variation in embedded memories:Failure analysis and variation aware architecture","volume":"40","author":"agarwal","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"67","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"66","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"69","first-page":"2592","article-title":"A 256kb Sub-threshold SRAM in 65nm CMOS","author":"calhoun","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"68","first-page":"560","article-title":"A 100MHz to 1GHz, 0.35V to 1.5V Supply 256x64 SRAM Block using Symmetrized 9T SRAM cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc VLSI Design Conf"},{"key":"22","first-page":"440","article-title":"A Forming-free Wox Resistive Memory Using a Novel Self-aligned Field Enhancement Feature with Excellent Reliability and Scalability","author":"chien","year":"2010","journal-title":"IEDM"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488319"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703391"},{"key":"25","first-page":"22","article-title":"Forming-Free Nitrogen-Doped AlO X RRAM with Sub-?A Programming Current","author":"kim","year":"2011","journal-title":"Symposium on VLSI Technology"},{"key":"26","first-page":"52","article-title":"Bi-layered RRAM with Unlimited Endurance and Extremely Uniform Switching","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"27","article-title":"Evidence and solution of over-RESET problem for HfOx based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEDM"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.96"},{"key":"29","first-page":"200","article-title":"A 4Mb embedded SLC Resistive-RAM macro with 7.2ns read-write random access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"3","first-page":"1030","article-title":"Joint Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Read-Time Embedded Systems","volume":"24","author":"yan","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010101"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"70","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157181"},{"key":"71","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"72","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"73","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881549"},{"key":"74","first-page":"382","article-title":"A single-power-supply 0.7V 1GHz 45nm SRAM with an asymmetrical unit-?-ratio memory Cell","author":"kawasumi","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"75","first-page":"332","article-title":"A sub-200mV 6T SRAM in 0.13um CMOS","author":"zhai","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"76","author":"chen","year":"2011","journal-title":"A 7T SRAM Circuit Design for Low Voltage Applications"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903072"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703439"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"16","first-page":"746","article-title":"Non-volatile Resistive Switching for Advanced Memory Applications","author":"chen","year":"2005","journal-title":"IEDM"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703329"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2013879"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722184"},{"key":"12","first-page":"1053","article-title":"Challenges and Trends of Resistive Memory (Memristor) Based Circuits for 3D-IC Applications","author":"chang","year":"2011","journal-title":"2011 Symposium on Solid State Devices and Materials (SSDM)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"64","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"65","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"62","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886397"},{"key":"63","first-page":"254","author":"ishikura","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"61","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"45","first-page":"386","article-title":"A 100nm double-stacked 500Mhz 72Mb separate-I\/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"46","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179?m2 cell in 40nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586010"},{"key":"52","first-page":"2572","article-title":"A 4.2GHz 0.3mm2 256Kb Dual-VCC SRAM building block in 65nm CMOS","author":"khellah","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"53","first-page":"2564","article-title":"A 5.6GHz 64KB Dual-Read Data Cache for the POWER6TM Processor","author":"davis","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Sydney, Australia","start":{"date-parts":[[2012,1,30]]},"end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06164968.pdf?arnumber=6164968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T15:34:09Z","timestamp":1497972849000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6164968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":76,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6164968","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}