{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:03:39Z","timestamp":1725750219972},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165005","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"505-510","source":"Crossref","is-referenced-by-count":0,"title":["A semi-formal min-cost buffer insertion technique considering multi-mode multi-corner timing constraints"],"prefix":"10.1109","author":[{"family":"Shih-Heng Tsai","sequence":"first","affiliation":[]},{"family":"Man-Yu Li","sequence":"additional","affiliation":[]},{"family":"Chung-Yang Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"317","article-title":"Buffer insertion under process variations for delay minimization","author":"deng","year":"2005","journal-title":"International Conf on Computer-Aided Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391652"},{"key":"12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3233\/SAT190014","article-title":"Translating pseudo-Boolean constraints into SAT","author":"ee?n","year":"2006","journal-title":"Journal on Satisfiability Boolean Modeling and Computation"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775980"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"1","first-page":"609","article-title":"Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost","author":"shi","year":"2004","journal-title":"Asia and South Pacific Design Automation Conf"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.23"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.85"},{"key":"6","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/1231996.1232009","article-title":"Reaper insertion for concurrent setup and hold time violations with power-delay trade-off","author":"chowdhury","year":"2007","journal-title":"International Symposium on Physical Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146988"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065711"},{"key":"9","first-page":"614","article-title":"An efficient buffer insertion algorithm for large networks based on Lagrangian relaxation","author":"liu","year":"1999","journal-title":"International Conf on Computer-Aided Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375183"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165005.pdf?arnumber=6165005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T11:09:34Z","timestamp":1713697774000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165005","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}