{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:36:59Z","timestamp":1729658219027,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165012","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T16:53:37Z","timestamp":1331657617000},"page":"541-546","source":"Crossref","is-referenced-by-count":2,"title":["Hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties"],"prefix":"10.1109","author":[{"family":"Yang Song","sequence":"first","affiliation":[]},{"given":"Guoyong","family":"Shi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654333"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842815"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342438"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.822616"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2067791"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9773-8"},{"key":"10","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/43.838990","article-title":"Hierarchical symbolic analysis of analog integrated circuits via determinant decision diagrams","volume":"19","author":"tan","year":"2000","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118434"},{"key":"6","first-page":"860","article-title":"Hierarchical approach to exact symbolic analysis of large analog circuits","author":"tan","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024799"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357985"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/81.382473"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722183"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165012.pdf?arnumber=6165012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T11:34:06Z","timestamp":1497958446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165012","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}