{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:42:48Z","timestamp":1725550968746},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165024","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"585-590","source":"Crossref","is-referenced-by-count":3,"title":["Formal methods for coverage analysis of architectural power states in power-managed designs"],"prefix":"10.1109","author":[{"given":"Aritra","family":"Hazra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ansuman","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Harer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837469"},{"journal-title":"Model checking","year":"2000","author":"clarke","key":"2"},{"journal-title":"A Practical Guide for Low Power Design - An Experience with CPF","year":"0","key":"10"},{"journal-title":"Advanced Configuration and Power Interface","year":"0","key":"1"},{"journal-title":"An Industrial Formal Verification Tool from Synopsys","year":"0","key":"7"},{"journal-title":"Low Power Methodology Manual (LPMM) - for System-on-Chip Design","year":"2008","author":"keating","key":"6"},{"journal-title":"Verification Methodology Manual for Low Power (VMM-LP)","year":"2009","author":"jadcherla","key":"5"},{"journal-title":"IEEE 1364-2005 Standard Verilog Hardware Description Language","year":"2006","key":"4"},{"key":"9","first-page":"262","article-title":"Enhanced LEON3 Low Power IP Core for DSM Technologies","author":"marcinek","year":"2009","journal-title":"Proc 14th Int Conf Mixed Design of Integrated Circuits Syst (MIXDES)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012137"},{"journal-title":"SystemVerilog LRM 3 1a by Accellera","year":"2004","key":"11"},{"journal-title":"Unified Power Format 2 0 Standard [Draft Version] - IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits IEEE P1801\/D18","year":"2008","key":"12"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165024.pdf?arnumber=6165024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:38:13Z","timestamp":1490110693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165024","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}