{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:42Z","timestamp":1730198862322,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165053","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"738-743","source":"Crossref","is-referenced-by-count":9,"title":["Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs"],"prefix":"10.1109","author":[{"given":"Jing","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","article-title":"Electrical Characterization for Inter-tier Connections and Timing Analysis for 3D ICs","author":"wu","year":"2011","journal-title":"TVLSI"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703479"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510728"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"11","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"DATE"},{"key":"12","article-title":"Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits","author":"bushnell","year":"2000","journal-title":"Frontiers in Electronic Testing"},{"journal-title":"Tezzaron The Very Best in 3D-IC","year":"2011","key":"3"},{"key":"2","first-page":"31","volume":"27","author":"xie","year":"2007","journal-title":"Processor Design in Three-dimensional Die-stacking Technologies"},{"key":"1","first-page":"65","volume":"2","author":"xie","year":"2006","journal-title":"Design Space Exploration for 3D Architectures"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090751"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775083"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165053.pdf?arnumber=6165053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:09:13Z","timestamp":1490116153000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165053","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}