{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:08:52Z","timestamp":1725725332006},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165055","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"750-755","source":"Crossref","is-referenced-by-count":22,"title":["Design for manufacturability and reliability for TSV-based 3D ICs"],"prefix":"10.1109","author":[{"given":"David Z.","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sung Kyu Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krit","family":"Athikulwongse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moongon","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joydeep","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwoo","family":"Pak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Pathak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-seok","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484780"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654245"},{"key":"18","article-title":"Exploiting STI Stress for Performance","author":"kahng","year":"0","journal-title":"Proc IEEE Int Conf on Computer-Aided Design 2007"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"16","first-page":"249","article-title":"Analysis of the induced stresses in silicon during therm-compression Cu-Cu bonding of Cu-through-vias in 3D-SIC architecture","author":"okoro","year":"0","journal-title":"IEEE Electronic Components and Technology Conf Reno NV May 29-June 1 2007"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617422"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.836648"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898596"},{"key":"12","article-title":"Design Issues and Considerations for Low-Cost 3D TSV IC Technology","author":"der plas","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf 2010 Dig Tech Papers"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1115\/1.4000716"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1016\/0956-7151(92)90305-X"},{"key":"22","article-title":"Electromigration Modeling and Full-chip Reliability Analysis for BEOL Interconnect in TSV-based 3D ICs","author":"chen","year":"0","journal-title":"2010 International Conference on Electronic Packaging Technology and High Density Packaging"},{"key":"23","article-title":"Modeling of Electromigration in Through-Silicon-Via Based 3D IC","author":"pak","year":"0","journal-title":"Proc Electronic Components and Technology Conference 2011"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105385"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"26","article-title":"Failure Mechanisms and Optimum Design for Electroplated Copper Through-Silicon Vias (TSV)","author":"liu","year":"0","journal-title":"IEEE Electronic Components and Technology Conf 2009"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105386"},{"journal-title":"Sematech 3D Interconnect Wiki","year":"0","key":"28"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"2","article-title":"Through Silicon Via Stress Characterization","author":"dao","year":"0","journal-title":"Proc IEEE Int Conf on Integrated Circuit Design and Technology 2009"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898527"},{"journal-title":"International Technology Roadmap for Semiconductors (2010 Update)","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722264"},{"key":"4","article-title":"Nonlinear Thermal Stress\/Strain Analysis of Copper Filled TSV and their Flip-Chip Microbumps","author":"selvanayagam","year":"0","journal-title":"2008 Electron Compon Technol Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490883"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2010.2068572"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165055.pdf?arnumber=6165055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:09:14Z","timestamp":1490116154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165055","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}