{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:51:08Z","timestamp":1761663068606},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/aspdac.2012.6165065","type":"proceedings-article","created":{"date-parts":[[2012,3,13]],"date-time":"2012-03-13T20:53:37Z","timestamp":1331672017000},"page":"801-806","source":"Crossref","is-referenced-by-count":5,"title":["A 16-pixel parallel architecture with block-level\/mode-level co-reordering approach for intra prediction in 4k×2k H.264\/AVC video encoder"],"prefix":"10.1109","author":[{"given":"Huailu","family":"Ren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yibo Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xinhua Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoyang Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.842620"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815168"},{"key":"10","first-page":"1","article-title":"An Efficient Pipeline Execution of H.264\/AVC Intra 4x4 Frame Design","author":"smaoui","year":"2010","journal-title":"IEEE SSD"},{"journal-title":"Advanced video coding for generic audiovisual services","year":"2005","key":"1"},{"key":"7","first-page":"562","article-title":"A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264\/AVC Video Encoding","author":"kao","year":"2007","journal-title":"IEEE APCCAS"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090889"},{"key":"5","first-page":"1138","article-title":"A Real Time H.264\/AVC INTPA frame prediction hardware architecture for hdtv 1080P video","author":"diniz","year":"2009","journal-title":"IEEE ICME"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2008.4607615"},{"key":"9","first-page":"432","article-title":"A 140-MHz 94 K Gates HD1080p 30-Frames\/s Intra-Only Profile H.264\/AVC Encoder","author":"lin","year":"2009","journal-title":"IEEE TCSVT"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.879992"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378825"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601914"}],"event":{"name":"2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2012,1,30]]},"location":"Sydney, Australia","end":{"date-parts":[[2012,2,2]]}},"container-title":["17th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6156603\/6164924\/06165065.pdf?arnumber=6165065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:00:44Z","timestamp":1490108444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2012.6165065","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}