{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:37Z","timestamp":1747868737309},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509594","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"page":"187-192","source":"Crossref","is-referenced-by-count":1,"title":["Layer minimization in escape routing for staggered-pin-array PCBs"],"prefix":"10.1109","author":[{"family":"Yuan-Kai Ho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xin-Wei Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yao-Wen Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Kuan Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2007","author":"coombs","journal-title":"Printed Circuits Handbook","key":"15"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1233501.1233668"},{"year":"0","key":"14"},{"key":"11","first-page":"668","article-title":"Interchangeable pin routing with application to package layout","author":"yu","year":"1996","journal-title":"Proc of ICCAD"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/6040.883759"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/1146909.1147162"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TADVP.2004.831864"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ECTC.1994.367595"},{"key":"10","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1145\/1629911.1630001","article-title":"a correct network flow model for escape routing","author":"tan yan","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"7","first-page":"512","article-title":"Routing for chip-package-board co-design considering differential pairs","author":"fang","year":"2008","journal-title":"Proc of ICCAD"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TCAD.2007.891364"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCAD.2011.6105346"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ICCAD.2010.5654190"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/1837274.1837298"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1629911.1630002"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013)","start":{"date-parts":[[2013,1,22]]},"location":"Yokohama","end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509594.pdf?arnumber=6509594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T08:31:17Z","timestamp":1498033877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509594","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}