{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:10Z","timestamp":1725612550790},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509616","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"page":"326-331","source":"Crossref","is-referenced-by-count":3,"title":["Optimizing translation information management in NAND flash memory storage systems"],"prefix":"10.1109","author":[{"family":"Qi Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xuandong Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Linzhang Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tian Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zili Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1145\/1233501.1233624"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/2038642.2038694"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/RTAS.2011.22"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/RTAS.2011.23"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/2024724.2024730"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ICCAD.2008.4694174"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/1878961.1878991"},{"key":"11","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1508244.1508271","article-title":"DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings","author":"gupta","year":"2009","journal-title":"ASPLOS '09"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/2024724.2024732"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","author":"ganger","journal-title":"The disksim simulation environment version 3 0 reference manual","key":"10"},{"key":"7","first-page":"507","article-title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","author":"cho","year":"2009","journal-title":"DATE '09"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1629911.1630130"},{"key":"5","article-title":"Flash-memory translation layer for NAND flash (NFTL)","author":"ban","year":"1998","journal-title":"Msystems"},{"year":"0","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/1450135.1450141"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1289816.1289878"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013)","start":{"date-parts":[[2013,1,22]]},"location":"Yokohama","end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509616.pdf?arnumber=6509616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T08:31:16Z","timestamp":1498033876000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509616\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509616","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}