{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T02:05:46Z","timestamp":1722909946680},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509618","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"source":"Crossref","is-referenced-by-count":2,"title":["Cache Capacity Aware Thread Scheduling for Irregular Memory Access on many-core GPGPUs"],"prefix":"10.1109","author":[{"family":"Hsien-Kai Kuo","sequence":"first","affiliation":[]},{"family":"Ta-Kan Yen","sequence":"additional","affiliation":[]},{"given":"Bo-Cheng Charles","family":"Lai","sequence":"additional","affiliation":[]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/800152.804907"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/321906.321917"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230464"},{"key":"12","article-title":"To gpu synchronize or not gpu synchronize?","author":"feng","year":"2010","journal-title":"Int'l Symp Circuits and Systems"},{"key":"3","year":"2012","journal-title":"NVIDIA CUDA C Programming Guide 4 1"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639301"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687501"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1104"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.88"},{"key":"4","article-title":"Thread affinity mapping for irregular data access on shared cache gpgpu","author":"kuo","year":"2012","journal-title":"Asia and South Pacific Design Automation Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950408"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013)","location":"Yokohama","start":{"date-parts":[[2013,1,22]]},"end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509618.pdf?arnumber=6509618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:33:25Z","timestamp":1490229205000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509618","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}