{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:00:41Z","timestamp":1729638041075,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509650","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"page":"527-532","source":"Crossref","is-referenced-by-count":25,"title":["On potential design impacts of electromigration awareness"],"prefix":"10.1109","author":[{"given":"A. B.","family":"Kahng","sequence":"first","affiliation":[]},{"given":"S.","family":"Nath","sequence":"additional","affiliation":[]},{"given":"T. S.","family":"Rosing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(01)00185-X"},{"year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"year":"0","key":"36"},{"key":"18","first-page":"1269","article-title":"Mitigating lifetime underestimation: A system-level approach considering temperature variations and correlations between failure times","author":"wu","year":"0","journal-title":"Proc DATE 2012"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1063\/1.336731"},{"year":"0","key":"34"},{"key":"16","first-page":"2","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc ISCA"},{"journal-title":"Development of Design Methodologies and CAD Tools for System-level Evaluation of Interconnect Reliability Issues in SoC Designs","year":"2010","author":"papameletis","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"},{"key":"11","article-title":"Banking chip lifetime: Opportunities and implementation","author":"lu","year":"2005","journal-title":"Proc 1st Workshop on HPCRI"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893578"},{"year":"0","key":"21"},{"year":"0","key":"20"},{"journal-title":"Virtuoso Ultrasim Full-chip Simulator Netlist-based Electromigration Voltage Drop (EMIR) Flow","year":"0","key":"22"},{"year":"0","key":"23"},{"year":"0","key":"24"},{"year":"0","key":"25"},{"year":"0","key":"26"},{"year":"0","key":"27"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946458"},{"key":"2","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","article-title":"electromigration failure modes in aluminum metallization for semiconductor devices","volume":"57","author":"black","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.07.094"},{"key":"1","first-page":"158","article-title":"Coupled analysis of electromigration reliability and performance in ULSI signal nets","author":"banerjee","year":"2001","journal-title":"Proc ICCAD"},{"year":"0","key":"30"},{"key":"7","first-page":"80","article-title":"Hierarchical current-density verification in arbitrarily shaped metallization patterns of analog circuits","volume":"23","author":"jerke","year":"2004","journal-title":"IEEE TCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499243"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.01.007"},{"year":"0","key":"31"},{"key":"4","first-page":"353","article-title":"Electromigration reliability enhancement via bus activity distribution","author":"dasgupta","year":"1996","journal-title":"Proc DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1989.36348"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119946"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013)","start":{"date-parts":[[2013,1,22]]},"location":"Yokohama","end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509650.pdf?arnumber=6509650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T08:31:15Z","timestamp":1498033875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509650","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}