{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:08:56Z","timestamp":1780445336433,"version":"3.54.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509679","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"page":"681-686","source":"Crossref","is-referenced-by-count":55,"title":["High-density integration of functional modules using monolithic 3D-IC technology"],"prefix":"10.1109","author":[{"given":"S.","family":"Panth","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Yang Du","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sung Kyu Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"0"},{"key":"11","first-page":"740","article-title":"Simultaneous buffer and interlayer via planning for 3D floorplanning","author":"xu","year":"2009","journal-title":"Proc Int Symp on Quality Electronic Design"},{"key":"12","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/TVLSI.2010.2090049","article-title":"Electrical Characterization for Inter-tier Connections and Timing Analysis for 3-D ICs","author":"wu","year":"2012","journal-title":"IEEE Trans on VLSI Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"2","doi-asserted-by":"crossref","first-page":"1959","DOI":"10.1109\/TCAD.2010.2062811","article-title":"Fabrication cost analysis and cost-aware design space exploration for 3d-ics","author":"dong","year":"2010","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187574"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251581"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2037368"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166294"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174640"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013)","location":"Yokohama","start":{"date-parts":[[2013,1,22]]},"end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509679.pdf?arnumber=6509679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T08:31:17Z","timestamp":1498033877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509679","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}