{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:26:55Z","timestamp":1754162815182,"version":"3.41.2"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/aspdac.2013.6509680","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T19:36:53Z","timestamp":1367609813000},"page":"687-692","source":"Crossref","is-referenced-by-count":4,"title":["Block-level designs of die-to-wafer bonded 3D ICs and their design quality tradeoffs"],"prefix":"10.1109","author":[{"given":"Krit","family":"Athikulwongse","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Moongon","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021734"},{"key":"2","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/1629911.1629928","article-title":"design automation for a 3dic fft processor for synthetic aperture radar: a case study","author":"thorolfsson","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"journal-title":"High Thermal Conductivity Molding Compound for Flip-chip Packages","year":"2009","author":"hu","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687521"},{"key":"4","article-title":"A customized design of DRAM controller for on-chip 3D DRAM stacking","author":"zhang","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf San Jose"},{"year":"0","key":"9"},{"year":"2009","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751444"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105386"}],"event":{"name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2013,1,22]]},"location":"Yokohama, Japan","end":{"date-parts":[[2013,1,25]]}},"container-title":["2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6507004\/6509548\/06509680.pdf?arnumber=6509680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:09Z","timestamp":1753900749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6509680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2013.6509680","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}