{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:57Z","timestamp":1730198877511,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742855","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"23-24","source":"Crossref","is-referenced-by-count":0,"title":["A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor"],"prefix":"10.1109","author":[{"given":"Sho","family":"Ikeda","sequence":"first","affiliation":[]},{"given":"Tatsuya","family":"Kamimura","sequence":"additional","affiliation":[]},{"given":"Sangyeop","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Ito","sequence":"additional","affiliation":[]},{"given":"Noboru","family":"Ishihara","sequence":"additional","affiliation":[]},{"given":"Kazuya","family":"Masu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045015"},{"key":"2","first-page":"357","article-title":"A 0.5-V 5.5-GHz class-C-VCO-based PLL with ultra-low-power ILFD in 65 nm CMOS","author":"ikeda","year":"2012","journal-title":"ASSCC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342699"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"6","first-page":"65","article-title":"A 0.5\/0.8-V 9-GHz frequency synthesizer with doubling generation in 0.13-?m CMOS","volume":"58","author":"yang","year":"2001","journal-title":"TCASII"},{"key":"5","first-page":"2411","article-title":"A 0.65-V 2.5-GHz fractional-N synthesizer with twopoint 2-Mb\/s GFSK data modulation","volume":"44","author":"yu","year":"2009","journal-title":"JSSC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742855.pdf?arnumber=6742855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:15:53Z","timestamp":1490310953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742855","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}