{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:56:17Z","timestamp":1725540977992},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742859","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"31-32","source":"Crossref","is-referenced-by-count":1,"title":["An 8b extremely area efficient threshold configuring SAR ADC with source voltage shifting technique"],"prefix":"10.1109","author":[{"given":"Kentaro","family":"Yoshioka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Shikata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Sekimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"238","article-title":"A 6-bit 50-MS\/s threshold configuring SAR ADC in 90-nm digital CMOS","author":"nuzzo","year":"2009","journal-title":"IEEE VLSI Symp"},{"key":"2","first-page":"1022","article-title":"A 0.5 V 1.1 MS\/sec 6.3 fJ\/convers ion-step SAR-ADC with tri-level comparator in 40 nm CMOS","author":"shikata","year":"2012","journal-title":"IEEE JSSC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487816"},{"key":"6","first-page":"266","article-title":"A 0.0058 mm2 7.0 ENOB 24MS\/s 17fJ\/conv. Threshold configuring SAR ADC with source voltage shifting and interpolation technique","author":"yoshioka","year":"2013","journal-title":"IEEE VLSI Symp"},{"key":"5","first-page":"381","article-title":"An 8bit 0.35-0.8 V 0.5-30MS\/s 2bit\/step SAR ADC with wide range threshold configuring comparator","author":"yoshioka","year":"2012","journal-title":"IEEE ESSCIRC"},{"key":"4","first-page":"2631","article-title":"A 150 MS\/s 133uW 7 bit ADC in 90 nm digital CMOS","author":"van der plas","year":"2008","journal-title":"IEEE JSSC"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742859.pdf?arnumber=6742859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:11:56Z","timestamp":1490310716000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742859","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}