{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:25:18Z","timestamp":1725783918367},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742870","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"79-84","source":"Crossref","is-referenced-by-count":4,"title":["3DCoB: A new design approach for Monolithic 3D Integrated circuits"],"prefix":"10.1109","author":[{"given":"Hossam","family":"Sarhan","sequence":"first","affiliation":[]},{"given":"Sebastien","family":"Thuries","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Billoint","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits","author":"shashikanth","year":"2011","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243844"},{"key":"13","article-title":"A design tradeoff with monolithic 3D integration\", quality electronic design (ISQED)","author":"liu","year":"2012","journal-title":"13th International Symposium On IEEE"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556234"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166294"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763213"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.166"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"4","article-title":"Demonstration of low-temprature 3D sequential FDSOI integration down to 50 nm gate length","author":"batude","year":"2011","journal-title":"VLSI Technology (VLSIT) Symposium On IEEE"},{"key":"9","article-title":"GeOI and SOI 3D monolithic cell integrations for high density applications","author":"batude","year":"2009","journal-title":"VLSI Technology (VLSIT) Symposium On IEEE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746249"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742870.pdf?arnumber=6742870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:12:11Z","timestamp":1490296331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742870","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}