{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:50:12Z","timestamp":1729619412130,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742875","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"113-118","source":"Crossref","is-referenced-by-count":7,"title":["Bounding buffer space requirements for real-time priority-aware networks"],"prefix":"10.1109","author":[{"given":"Hany","family":"Kashif","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176287"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.72"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403676"},{"key":"11","article-title":"Application-specific buffer space allocation for networks-on-chip router design","author":"hu","year":"2004","journal-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739728"},{"journal-title":"Real-Time Communication Services for Networks on Chip","year":"2009","author":"shi","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492735"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244069"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531097"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165004"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742875.pdf?arnumber=6742875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T08:21:02Z","timestamp":1498119662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742875","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}