{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:45:59Z","timestamp":1725414359682},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742904","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"285-291","source":"Crossref","is-referenced-by-count":2,"title":["Leveraging parallelism in the presence of control flow on CGRAs"],"prefix":"10.1109","author":[{"given":"Jihyun","family":"Ryoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyuseung","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/FPT.2010.5681452"},{"year":"0","key":"35"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/CGO.2005.33"},{"key":"18","article-title":"DM-SIMD: A new SIMD predication mechanism for exploiting superword level parallelism","author":"huang","year":"2009","journal-title":"Proc Int Conf ASIC"},{"year":"0","key":"33"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/DSD.2002.1115363"},{"doi-asserted-by":"publisher","key":"34","DOI":"10.1109\/TCAD.2010.2098571"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ICCE.2005.1429832"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/567067.567085"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISCA.1995.524556"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/DATE.2001.915091"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.2197\/ipsjtsldm.4.31"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/FPT.2009.5377609"},{"key":"20","article-title":"State-based full predication for low power coarse-grained reconfigurable architecture","author":"han","year":"2012","journal-title":"Proceedings of the Design Automation and Test in Europe Conference and Exhibition"},{"key":"22","article-title":"Design of a coarse-grained reconfigurable architecture with floating-point support and comparative study","author":"jo","year":"2013","journal-title":"Integration the VLSI Journal"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/DATE.2007.364587"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1145\/2459316.2459319"},{"key":"25","article-title":"Reconfigurable ALU array architecture with conditional execution","author":"lee","year":"2004","journal-title":"Proceedings of the International SoC Design Conference"},{"key":"26","article-title":"Mapping control intensive kernels onto coarse-grained reconfigurable array architecture","author":"chang","year":"2008","journal-title":"Proceedings of the International SoC Design Conference"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/IPDPSW.2010.5470746"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.7873\/DATE.2013.321"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1145\/2228360.2228600"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/275107.275164"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ASAP.1997.606841"},{"key":"10","article-title":"MuCCRA-3: A low power dynamically reconfigurable processor array","author":"saito","year":"2010","journal-title":"Proceedings of the Asia and South Pacific Design Automation Conference"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/4.173120"},{"key":"30","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proceedings of the International Conference on Field-Programmable Technology"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Application"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1023\/A:1024499601571"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1109\/TVLSI.2008.2001746"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/12.859540"},{"key":"31","article-title":"High-level synthesis challenges and solutions for a dynamically reconfigurable processor","author":"toi","year":"2008","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISCA.1999.765937"},{"key":"9","article-title":"Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization","author":"kim","year":"2005","journal-title":"Proceedings of the Design Automation and Test in Europe Conference and Exhibition"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPL.2009.5272353"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742904.pdf?arnumber=6742904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T08:21:03Z","timestamp":1498119663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742904","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}