{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:58Z","timestamp":1725612598420},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742912","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"337-342","source":"Crossref","is-referenced-by-count":1,"title":["A vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Ghiribaldi","sequence":"first","affiliation":[]},{"given":"Herve Tatenguem","family":"Fankem","sequence":"additional","affiliation":[]},{"given":"Federico","family":"Angiolini","sequence":"additional","affiliation":[]},{"given":"Mikkel","family":"Stensgaard","sequence":"additional","affiliation":[]},{"given":"Tobias","family":"Bjerregaard","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SUNFLOOR Application-specific Design of Networks-on-chip","year":"0","author":"murali","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.358"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.81"},{"key":"12","article-title":"Application-specific network-on-chip synthesis with topology-aware floorplanning","author":"huang","year":"0","journal-title":"SBCCI'12"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CAD\/Graphics.2011.20"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076509"},{"key":"6","article-title":"Concurrent hierarchical design with IC compiler. Real life application on mobile multi-media processor","author":"igarashi","year":"2008","journal-title":"DAC"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CISIS.2012.147"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742912.pdf?arnumber=6742912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:16:42Z","timestamp":1490296602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742912","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}