{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T18:16:34Z","timestamp":1763057794450,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742915","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"355-360","source":"Crossref","is-referenced-by-count":6,"title":["STD-TLB: A STT-RAM-based dynamically-configurable translation lookaside buffer for GPU architectures"],"prefix":"10.1109","author":[{"given":"Xiaoxiao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaojun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429400"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"15","first-page":"1187","author":"wen","year":"2012","journal-title":"PS3-RAM A Fast Portable and Scalable Statistical STT-RAM Reliability Analysis Method"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"journal-title":"Performance Analysis Guide for Intel Core I7 Processor and Intel Xeon 5500 Processors","year":"0","key":"13"},{"journal-title":"International Techonology Roadmap for Semiconductors","year":"2011","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691091"},{"key":"22","volume":"31","author":"dong","year":"2012","journal-title":"NVSim A Circuit-level Performance Energy and Area Model for Emerging Nonvolatile Memory"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105369"},{"key":"24","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001","journal-title":"HP Technical Report"},{"key":"25","volume":"53","author":"zhao","year":"2006","journal-title":"New Generation of Predictive Technology Model for sub-45nm Early Design Explorations"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"journal-title":"Quadro Specifications","year":"0","key":"27"},{"key":"28","article-title":"Parboil: A revised benchmark suite for scientic and commercial throughput computing","author":"stratton","year":"2012","journal-title":"IMPACT Tech Rep"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"journal-title":"GCNArchitecture","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570793"},{"key":"10","first-page":"117","article-title":"Recency-based TLB preloading","author":"saulsbury","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165127"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"journal-title":"Fermi Specifications","year":"0","key":"4"},{"key":"9","first-page":"195","article-title":"Going the distance for tlb prefetching: An application-driven study","author":"kandiraju","year":"2002","journal-title":"ISCA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669177"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742915.pdf?arnumber=6742915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:16:43Z","timestamp":1490311003000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742915","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}