{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:13:50Z","timestamp":1725624830496},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742921","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"388-389","source":"Crossref","is-referenced-by-count":2,"title":["Resiliency for many-core system on a chip"],"prefix":"10.1109","author":[{"given":"Tanay","family":"Karnik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Tschanz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Howard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Vangal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shekhar","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"10","first-page":"379","article-title":"Thread Shuffling","author":"cai","year":"2011","journal-title":"IEEE ISLPED"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"7","article-title":"A 3.6GB\/s 1.3mW 400mV 0.051mm2 near threshold voltage resilient router in 22nm tri-gate CMOS","author":"paul","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.91"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237972"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"9","first-page":"250","article-title":"A 45nm 48-core IA processor with variation aware scheduling and optical core mapping","author":"dighe","year":"2011","journal-title":"IEEE Symp VLSI Circuits"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433997"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742921.pdf?arnumber=6742921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:15:57Z","timestamp":1490310957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742921","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}