{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:50:04Z","timestamp":1729641004938,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742925","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"406-411","source":"Crossref","is-referenced-by-count":1,"title":["Annotation and analysis combined cache modeling for native simulation"],"prefix":"10.1109","author":[{"given":"Rongjie","family":"Yan","sequence":"first","affiliation":[]},{"given":"De","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Xiaoxu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Siwen","family":"Xiu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1145\/1391469.1391543","article-title":"high-performance timing simulation of embedded software","author":"schnerr","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"13","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/978-3-642-04284-3_9","article-title":"Modeling cache effects at the transaction level","volume":"310","author":"pedram","year":"2009","journal-title":"Analysis Architectures and Modelling of Embedded Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722227"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674898"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2275252"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.61"},{"key":"7","article-title":"Obtaining memory address traces from native co-simulation for data cache modeling in systemc","author":"diaz","year":"2010","journal-title":"Integrated Circuits and Systems Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785529"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.231"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629490"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742925.pdf?arnumber=6742925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T04:21:09Z","timestamp":1498105269000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742925","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}