{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:46:30Z","timestamp":1729629990862,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742944","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"519-524","source":"Crossref","is-referenced-by-count":0,"title":["Routability-driven bump assignment for chip-package co-design"],"prefix":"10.1109","author":[{"given":"Meng-Ling","family":"Chen","sequence":"first","affiliation":[]},{"given":"Tu-Hsiung","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shi-Hao","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442101"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135430"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228557"},{"key":"3","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1109\/TCAD.2008.2009154","article-title":"Substrate topological routing for high-density packages","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735033"},{"key":"1","first-page":"1597","article-title":"On effective flipchip routing via pseudo single redistribution layer","author":"hsu","year":"2012","journal-title":"Proc of Design Automation and Test in Europe Conference and Exhibition"},{"key":"10","first-page":"929","article-title":"Auto-assign method for large scale flipchip package design","author":"han","year":"2011","journal-title":"Proc of IEEE International Conference on ASIC (ASI-CON)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043586"},{"key":"6","first-page":"1","article-title":"Area-I\/O RDL routing for chippackage codesign considering regional assignment","author":"lin","year":"2010","journal-title":"Proc of IEEE Electrical Design of Advanced Packaging and Systems Symposium"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479806"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118356"},{"key":"9","first-page":"845","article-title":"Package routability- and IR-drop-aware finger\/pad assignment in chip-package co-design","author":"lu","year":"2009","journal-title":"Proc of Design Automation and Test in Europe Conference and Exhibition"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2212288"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742944.pdf?arnumber=6742944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T04:21:05Z","timestamp":1498105265000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742944","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}