{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:25Z","timestamp":1759146865806,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742951","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"563-569","source":"Crossref","is-referenced-by-count":13,"title":["Advanced technologies for brain-inspired computing"],"prefix":"10.1109","author":[{"given":"Fabien","family":"Clermidy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolphe","family":"Heliot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Valentian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Gamrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Bichler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Duranton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bilel","family":"Blehadj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950385"},{"key":"17","article-title":"QsCORES: Trading dark silicon for scalable energy efficiency with quasi-specific cores categories and subject descriptors","author":"venkatesh","year":"2011","journal-title":"International Symposium on Microarchitecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883007"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201101935"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089556"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2263000"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(01)00057-0"},{"key":"11","doi-asserted-by":"crossref","first-page":"2179","DOI":"10.1021\/nl201040y","article-title":"Nanoelectronic programmable synapses based on phase change materials for braininspired computing","volume":"12","author":"kuzum","year":"2012","journal-title":"Nano Lett"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2197951"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2011.5940301"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981206"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228595"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2008.03-08-734"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2008.4633828"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"27"},{"key":"28","article-title":"GeOI and SOI 3D monolithic cell integrations for high density applications","author":"batude","year":"2009","journal-title":"VLSI Technology (VLSIT)"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469275"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585796"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703441"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941497"},{"key":"30","article-title":"CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits","author":"shashikanth","year":"2011","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.200901335"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2012.02.022"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2250995"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742951.pdf?arnumber=6742951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T04:21:06Z","timestamp":1498105266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742951","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}