{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:01Z","timestamp":1725612541861},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742956","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"598-603","source":"Crossref","is-referenced-by-count":4,"title":["Scattered refresh: An alternative refresh mechanism to reduce refresh cycle time"],"prefix":"10.1109","author":[{"given":"T. Venkata","family":"Kalyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kasha","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/MICRO.2010.42"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"12","first-page":"213","article-title":"Flikker: Saving DRAM refresh-power through critical data partitioning","author":"song","year":"2011","journal-title":"Proc Int'l Conf Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"3","article-title":"USIMM: The utah simulated memory module","author":"chatterjee","year":"2012","journal-title":"University of Utah Tech Rep"},{"year":"2012","key":"2"},{"year":"2012","journal-title":"JESD79-4 JEDEC Committee JC-42 3 Std DDR4","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/MICRO.2007.13"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/9780470544426"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/MICRO.2010.22"},{"key":"5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISCA.2012.6237032"},{"year":"2009","author":"keeth","journal-title":"256Meg Dynamic Random Access memory","key":"8"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742956.pdf?arnumber=6742956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T04:21:04Z","timestamp":1498105264000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742956","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}