{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:22:35Z","timestamp":1729664555035,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742960","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T21:20:31Z","timestamp":1393017631000},"page":"622-627","source":"Crossref","is-referenced-by-count":2,"title":["Array scalarization in high level synthesis"],"prefix":"10.1109","author":[{"given":"Preeti Ranjan","family":"Panda","sequence":"first","affiliation":[]},{"given":"Namita","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Arun Kumar","family":"Pilania","sequence":"additional","affiliation":[]},{"given":"Gummidipudi","family":"Krishnaiah","sequence":"additional","affiliation":[]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[]},{"given":"Ashok","family":"Jagannathan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"22","article-title":"Memory allocation and mapping in highlevel synthesis - An integrated approach","volume":"11","author":"seo","year":"2003","journal-title":"TVLSI"},{"key":"17","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Labs Tech Rep HPL- 2009-85"},{"key":"23","article-title":"An integrated and automated memory optimization flow for FPGA behavioral synthesis","author":"wang","year":"2012","journal-title":"ASP-DAC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547525"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"15","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/500001.500006","article-title":"an optimal memory allocation for application-specific multiprocessor system-on-chip","author":"meftali","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.58"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364623"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-2829-8"},{"key":"11","article-title":"Influence of compiler optimizations on system power","volume":"9","author":"kandemir","year":"2002","journal-title":"IEEE TVLSI"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"journal-title":"Optimizing Compilers for Modern Architectures","year":"2001","author":"allen","key":"3"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012697"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335246"},{"key":"1","article-title":"Automatic partitioning of parallel loops and data arrays for distributed shared memory multiprocessors","author":"agarwal","year":"1993","journal-title":"ICPP"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027087"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727131"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878989"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687527"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537955"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2014,1,20]]},"location":"Singapore","end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742960.pdf?arnumber=6742960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T08:21:01Z","timestamp":1498119661000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742960","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}