{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T03:30:04Z","timestamp":1771471804634,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/aspdac.2014.6742972","type":"proceedings-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T16:20:31Z","timestamp":1392999631000},"page":"700-707","source":"Crossref","is-referenced-by-count":36,"title":["Architectural aspects in design and analysis of SOT-based memories"],"prefix":"10.1109","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Mojtaba","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.190"},{"key":"18","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1126\/science.1218197","article-title":"Spin-torque switching with the giant spin hall effect of tantalum","author":"liu","year":"2012","journal-title":"Science"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-08-036364-6.50008-9"},{"key":"13","first-page":"501","article-title":"Study of two writing schemes for a magnetic tunnel junction based on spin orbit torque","author":"jabeur","year":"2013","journal-title":"International Journal of Electronics Science and Engineering"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/75\/7\/076502"},{"key":"11","article-title":"Assessment of the potential & maturity of selected emerging research memory technologies","author":"hutchby","year":"2010","journal-title":"Workshop & ERD\/ERM Working Group Meeting"},{"key":"12","year":"2012"},{"key":"21","doi-asserted-by":"crossref","first-page":"1190","DOI":"10.1016\/j.jmmm.2007.12.019","article-title":"Spin transfer torques","author":"ralph","year":"2008","journal-title":"Journal of Magnetism and Magnetic Materials"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"25","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"26","doi-asserted-by":"crossref","first-page":"1488","DOI":"10.1126\/science.1065389","article-title":"Spintronics: A spin-based electronics vision for the future","author":"wolf","year":"2001","journal-title":"Science"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173239"},{"key":"29","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1555815.1555759","article-title":"A durable and energy efficient main memory using phase change memory technology","volume":"37","author":"zhou","year":"2009","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.193"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2010.0336"},{"key":"6","first-page":"554","article-title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","author":"dong","year":"2008","journal-title":"Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"4","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"High Performance Computer Architecture"},{"key":"9","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Workshop on Workload Characterization"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"}],"event":{"name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Singapore","start":{"date-parts":[[2014,1,20]]},"end":{"date-parts":[[2014,1,23]]}},"container-title":["2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6736726\/6742831\/06742972.pdf?arnumber=6742972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T04:21:06Z","timestamp":1498105266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2014.6742972","relation":{},"subject":[],"published":{"date-parts":[[2014,1]]}}}