{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:20:05Z","timestamp":1725754805956},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7058980","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"48-53","source":"Crossref","is-referenced-by-count":6,"title":["A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures"],"prefix":"10.1109","author":[{"given":"Leibo","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chenchen Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shaojun Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jie Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/1629911.1630119","article-title":"vicis: a reliable network for unreliable silicon","author":"fick","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ASPDAC.2011.5722228"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2009.2034408"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/DATE.2012.6176602"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1084834.1084906"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TVLSI.2008.2002108"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CIT.2010.395"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/NOCS.2012.10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TNET.2003.810319"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1016\/j.sysarc.2013.03.010"},{"key":"ref8","first-page":"1","article-title":"Testing of UltraSPARC T1 Microprocessor and its Challenges","author":"tan","year":"2006","journal-title":"IEEE International Test Conference"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1287\/opre.41.2.338"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1999946.1999967"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"147","article-title":"The Cray T3E network: adaptive routing in a high performance 3D torus","author":"scott","year":"1996","journal-title":"Proc Hot Interconnects Symp IV"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07058980.pdf?arnumber=7058980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:20:01Z","timestamp":1498188001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7058980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7058980","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}