{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:51:24Z","timestamp":1729648284039,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7058983","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"69-74","source":"Crossref","is-referenced-by-count":1,"title":["A performance enhanced dual-switch Network-on-Chip architecture"],"prefix":"10.1109","author":[{"family":"Lian Zeng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref11","first-page":"201","article-title":"An efficient fully adaptive deadlock recovery scheme: DISHA","author":"anjan","year":"1995","journal-title":"In Proceedings of the 22nd ISCA"},{"key":"ref12","first-page":"313","article-title":"Low-cost router microarchitecture based on dimension-switch for fault-tolerance in 2D-mesh NoC","author":"fangfa","year":"2011","journal-title":"Proc AISOMT"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2009.5276901"},{"year":"2005","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626408003363"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2012.117"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"23","DOI":"10.29292\/jics.v3i1.278","article-title":"A new router architecture for highperformance intrachip network","volume":"3","author":"carara","year":"2008","journal-title":"Journal Integrated Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.42"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.24"},{"key":"ref7","first-page":"164","article-title":"The design and implementation of a low-latency on-chip network","author":"mullins","year":"2006","journal-title":"Proc 11th ASP-DAC"},{"key":"ref2","first-page":"241","article-title":"IDEAL: inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architecture","author":"kodi","year":"2008","journal-title":"Proc ISCAS"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07058983.pdf?arnumber=7058983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T17:28:38Z","timestamp":1651512518000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7058983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7058983","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}