{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:05:32Z","timestamp":1725671132739},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7058995","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"142-147","source":"Crossref","is-referenced-by-count":6,"title":["ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation"],"prefix":"10.1109","author":[{"given":"Hang","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guihai","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ying Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaowei Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"journal-title":"Booksim2 0","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"journal-title":"Synoposis Design Compiler Version D-2010 03-SP2","year":"2010","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370830"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488781"},{"key":"ref6","article-title":"Niagara 2","author":"mcghan","year":"2006","journal-title":"Microprocessor Report"},{"key":"ref5","article-title":"Networks for multi-core chips","author":"borkar","year":"0","journal-title":"Special Session at ISLPED 2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref20","first-page":"88","article-title":"Tile64 - processor: A 64-core soc with mesh interconnect","author":"bell","year":"0","journal-title":"ISSCC2008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07058995.pdf?arnumber=7058995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:29:43Z","timestamp":1490365783000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7058995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7058995","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}