{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:16:31Z","timestamp":1729620991987,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7058999","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"166-171","source":"Crossref","is-referenced-by-count":3,"title":["Nonvolatile memory allocation and hierarchy optimization for high-level synthesis"],"prefix":"10.1109","author":[{"given":"Shuangchen","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ang Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Huazhong Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"ref11","first-page":"234","article-title":"i2wap: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","author":"wang","year":"2013","journal-title":"HPCA"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228407"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176326"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"year":"0","key":"ref19","article-title":"Vivado high-level synthesis - xilinx electronic system level design"},{"year":"0","key":"ref28","article-title":"Lingo 14.0 - optimization modeling software for linear, nonlinear, and integer programming"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572078"},{"year":"0","key":"ref27","article-title":"Micro - p8p parallel phase change memory"},{"key":"ref3","first-page":"73","article-title":"Processor caches built using multi-level spin-transfer torque ram cells","author":"chen","year":"2011","journal-title":"ISLPED IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629262"},{"year":"0","key":"ref29","article-title":"The cloog code generator"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757531"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref20","first-page":"225","article-title":"Optimal partition with block-level parallelization in c-to-rtl synthesis for streaming applications","author":"li","year":"2013","journal-title":"ASP-DAC"},{"key":"ref22","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref21","first-page":"75","article-title":"Optimal synthesis of latency and throughput constrained pipe lined mpsocs targeting streaming applications","author":"javaid","year":"2010","journal-title":"Proc CODES + ISSS"},{"year":"2014","key":"ref24","article-title":"Nonvolatile memory allocation and hierarchy optimization for high-level synthesis"},{"key":"ref23","article-title":"Compiling for numa parallel machines","author":"li","year":"1994","journal-title":"Cornell University Tech Rep"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(94)00013-3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.22.4.455"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07058999.pdf?arnumber=7058999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:20:01Z","timestamp":1498202401000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7058999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7058999","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}