{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:45Z","timestamp":1759147545870},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059007","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"214-219","source":"Crossref","is-referenced-by-count":3,"title":["Gate sizing and threshold voltage assignment for high performance microprocessor designs"],"prefix":"10.1109","author":[{"given":"Tiago","family":"Reimann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cliff C. N.","family":"Sze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"ref11","first-page":"326","article-title":"Tilos: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090777"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691156"},{"key":"ref15","first-page":"413","article-title":"Power minimization by simultaneous dual-Vth assignment and gate sizing","author":"wei","year":"2000","journal-title":"CICC 2000"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647778"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514940"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"ref2","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781359"},{"journal-title":"The Official Website of Ispd 2013 Discrete Gate Sizing Contest","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763293"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.137"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.1000"},{"key":"ref23","first-page":"7","article-title":"A network-flow based cell sizing algorithm","author":"ren","year":"2008","journal-title":"The International Workshop on Logic Synthesis"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261846"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059007.pdf?arnumber=7059007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:05:40Z","timestamp":1490378740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059007","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}