{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T05:04:06Z","timestamp":1747976646948},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059012","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"243-248","source":"Crossref","is-referenced-by-count":8,"title":["Multiple Independent Gate FETs: How many gates do we need?"],"prefix":"10.1109","author":[{"given":"Luca","family":"Amaru","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gage","family":"Hills","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469267"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.135"},{"journal-title":"MIGFET Synthesizer","year":"0","key":"ref12"},{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129859"},{"key":"ref18","article-title":"Novel Grid-Based Power Routing Scheme for Contn-Pol. FET Arrangements","author":"zografos","year":"2014","journal-title":"Proc ISCAS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2007.4519636"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419680"},{"key":"ref5","article-title":"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs","author":"zhang","year":"2013","journal-title":"Proc ISCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"ref7","first-page":"15","article-title":"A majority-logic device using an irreversible single-electron box","author":"takahide","year":"2003","journal-title":"IEEE Transactions On Nanotechnology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_1"},{"journal-title":"ITRS","year":"0","key":"ref1"},{"key":"ref9","article-title":"Efficient Arithmetic Logic Gates Using Double-Gate Silicon Nanowire FETs","author":"amaru","year":"2013","journal-title":"Proc NEWCAS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref22","article-title":"An Efficient Manipulation Package for Biconditional Binary Decision Diagrams","author":"amaru","year":"2014","journal-title":"Proc DATE"},{"journal-title":"Abc Synthesis Tools","year":"0","key":"ref21"},{"journal-title":"BBDD Package","year":"0","key":"ref23"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059012.pdf?arnumber=7059012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:13:25Z","timestamp":1490364805000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059012","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}