{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:39:59Z","timestamp":1773329999272,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059042","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"417-422","source":"Crossref","is-referenced-by-count":8,"title":["Multilane Racetrack caches: Improving efficiency through compression and independent shifting"],"prefix":"10.1109","author":[{"family":"Haifeng Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yong Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1145\/360128.360150","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"Proc of MICRO"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808446"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581253"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"ref5","first-page":"1","article-title":"Exploration of gpgpu register file architecture using domain-wall-shift-write based racetrack memory","author":"mao","year":"2014","journal-title":"Proc of DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref7","article-title":"Frequent pattern compression: A significance-based compression scheme for 12 caches","volume":"1500","author":"alameldeen","year":"2004","journal-title":"Tech Rep"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall racetrack memory","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"ref20","first-page":"52","article-title":"Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"Proc of SC"},{"key":"ref22","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"TACD"},{"key":"ref21","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.2830964"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131575"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2015,1,19]]},"end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059042.pdf?arnumber=7059042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,8]],"date-time":"2023-08-08T20:00:54Z","timestamp":1691524854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059042","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}