{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:36:51Z","timestamp":1729651011939,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059045","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"435-440","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating non-volatile\/hybrid processor cache design space exploration for application specific embedded systems"],"prefix":"10.1109","author":[{"given":"Mohammad Shihabul","family":"Haque","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ang Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qingsong Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"734","author":"heidelberger","year":"0","journal-title":"Parallel trace-driven cache simulation by time partitioning In WSC’ 90"},{"journal-title":"Strongly competitive algorithms for paging with locality of reference In SODA","year":"1992","author":"irani","key":"ref11"},{"key":"ref12","article-title":"Finding optimal 11 cache configuration for embedded systems","author":"janapsatya","year":"0","journal-title":"ASP-DAC '06"},{"journal-title":"Cache Revive Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs","year":"0","author":"jog","key":"ref13"},{"journal-title":"A Forward Body Biased Low-Leakage SRAM Cache Device and Architecture Considerations","year":"2003","author":"kim","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151081"},{"journal-title":"A low-power phase change memory based hybrid cache architecture GLSVLSI '08","year":"0","author":"mangalagiri","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1189756.1189758"},{"journal-title":"Journal of Applied Physics","year":"2012","author":"noguchi","key":"ref19"},{"journal-title":"XTMP The xtensa modeling protocol and xtensa systemc modeling for fast system modeling and simulation","year":"0","key":"ref28"},{"key":"ref4","first-page":"143","volume":"18","author":"dan","year":"1990","journal-title":"An approx analysis of the lru and fifo buffer replacement schemes SIGMETRICS Perf Eval Rev"},{"key":"ref27","first-page":"95","article-title":"Iterative cache simulation of embedded cpus with trace stripping","author":"wu","year":"1999","journal-title":"CODES"},{"key":"ref3","first-page":"76","author":"casmira","year":"1998","journal-title":"Operating system impact on trace-driven simulation In Annual Simulation Symposium"},{"article-title":"iv trace-driven uniprocessor cache simulator","year":"2004","author":"edler","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"dong","year":"2012","journal-title":"Nvsim A circuit-level performance energy and area model for emerging nonvolatile memory IEEE Trans on CAD of Integrated Circuits and Systems"},{"journal-title":"Dew A fast level 1 cache simulation approach for embedded processors with fifo replacement policy In DATE'10","year":"0","author":"haque","key":"ref8"},{"key":"ref7","first-page":"31","volume":"21","author":"franaszek","year":"1974","journal-title":"Some distribution-free aspects of paging algorithm performance J ACM"},{"journal-title":"Pin-a dynamic binary instrumentationtool","year":"2013","author":"berkowit","key":"ref2"},{"key":"ref9","first-page":"126","author":"haque","year":"2011","journal-title":"Ciparsim cache intersection property assisted rapid single-pass fifo cache simulation technique In ICCAD"},{"key":"ref1","first-page":"80","volume":"18","author":"aho","year":"1971","journal-title":"Principles of optimal page replacement J ACM"},{"journal-title":"Symposia on VLSI Technology and Circuits 2014","year":"0","author":"noguchi","key":"ref20"},{"journal-title":"ISSCC'II","year":"0","author":"sheu","key":"ref22"},{"key":"ref21","first-page":"92","volume":"46","author":"o'neil","year":"1999","journal-title":"An optimality proof of the lru-k page replacement algorithm J ACM"},{"key":"ref24","article-title":"Exact and fast 11 cache simulation for embedded systems","author":"tojo","year":"0","journal-title":"ASP-DAC '09"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2005.01.007"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/98460.98497"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059045.pdf?arnumber=7059045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T20:15:10Z","timestamp":1566418510000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059045","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}