{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:31:23Z","timestamp":1725665483828},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059050","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"466-471","source":"Crossref","is-referenced-by-count":5,"title":["Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs"],"prefix":"10.1109","author":[{"given":"Juyeon","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567271"},{"key":"ref11","article-title":"A novel clock distribution and dynamic de-skcwinz mcthodolozy","author":"kapoor","year":"2004","journal-title":"ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687500"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061654"},{"key":"ref14","article-title":"An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltaae mode designs","author":"lim","year":"2011","journal-title":"ASPDAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488845"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408825"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref18","article-title":"A yield improvement methodology using pre-and post-silicon statistical clock scheduling","author":"tsai","year":"2004","journal-title":"ICCAD"},{"key":"ref19","article-title":"Optimal useful clock skew scheduling in the presence of variations using robust ilp formulations","author":"nawale","year":"2006","journal-title":"ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.784121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568938"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref7","article-title":"General skew constrained clock network sizing based on sequential linear program-ming","author":"wang","year":"2005","journal-title":"IEEE TCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547521"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/309847.309983","article-title":"Buffer insertion with accurate gate and interconnect delay computation","author":"alpert","year":"1999","journal-title":"DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781317"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722304"},{"article-title":"Logic synthesis and verification algorithm","year":"1996","author":"hachtel","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105398"},{"article-title":"Introduction to algorithm","year":"2001","author":"cormen","key":"ref23"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059050.pdf?arnumber=7059050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,8]],"date-time":"2023-08-08T20:01:21Z","timestamp":1691524881000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059050","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}