{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:14:30Z","timestamp":1769840070528,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059054","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"490-495","source":"Crossref","is-referenced-by-count":17,"title":["An efficient STT-RAM-based register file in GPU architectures"],"prefix":"10.1109","author":[{"given":"Xiaoxiao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengjie","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref13","year":"0","journal-title":"GeForce GTX 480"},{"key":"ref14","article-title":"Operand collector architecture","author":"coon","year":"2010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref16","first-page":"1","article-title":"Exploration of gpgpu register file architecture using domain-wall-shift-write based racetrack memory","author":"mao","year":"2014","journal-title":"DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742915"},{"key":"ref18","first-page":"253","article-title":"Stag: Spintronic-tape architecture for gpgpu cache hierarchies","author":"venkatesan","year":"2014","journal-title":"ISCA"},{"key":"ref19","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report 2001\/2 Compaq Computer Corporation Tech Rep"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543756"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref2","year":"0","journal-title":"Kepler"},{"key":"ref1","article-title":"The architecture and evolution of cpu-gpu systems for general purpose computing","author":"arora","year":"2012","journal-title":"Research Survey Department of Computer Science and Engineering"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref21","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485952"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/1345206.1345220","article-title":"Optimization principles and application performance evaluation of a multithreaded gpu using cuda","author":"ryoo","year":"2008","journal-title":"PPoPP"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2015,1,19]]},"end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059054.pdf?arnumber=7059054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:20:03Z","timestamp":1498202403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059054","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}