{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:29Z","timestamp":1730198909760,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059058","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"514-519","source":"Crossref","is-referenced-by-count":7,"title":["Enhanced LCCG: A novel test clock generation scheme for faster-than-at-speed delay testing"],"prefix":"10.1109","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ye","family":"Geng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1353","article-title":"An On-Chip Clock Generation Scheme for Faster-than-at-Speed Delay Testing","author":"pei","year":"2010","journal-title":"IEEE Design Automation and Test in Europe (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884405"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355742"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491488"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"ref6","article-title":"Easily Implement Pll Clock Swithching for At-Speed Test","author":"press","year":"2006","journal-title":"Chip Design"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TVLSI.2011.2161353","article-title":"A High-Precision On-Chip Path Delay Measurement Architecture","volume":"20","author":"pei","year":"2012","journal-title":"IEEE Transactions on very large scale integration Systems"},{"article-title":"Programmable in-situ delay fault test clock generateor","year":"2006","author":"jun","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250121"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2266374"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700564"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059058.pdf?arnumber=7059058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T20:42:36Z","timestamp":1601584956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7059058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059058","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}