{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:06:16Z","timestamp":1729670776600,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059073","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"594-599","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid coverage assertions for efficient coverage analysis across simulation and emulation environments"],"prefix":"10.1109","author":[{"family":"Hsuan-Ming Chou","sequence":"first","affiliation":[]},{"family":"Hong-Chang Wu","sequence":"additional","affiliation":[]},{"family":"Yi-Chiao Chen","sequence":"additional","affiliation":[]},{"family":"Jean Tsao","sequence":"additional","affiliation":[]},{"family":"Shih-Chieh Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581256"},{"key":"ref11","article-title":"Coverage analysis techniques for hdl design validation","author":"jou","year":"1999","journal-title":"proceedings of 6th Asia Pacific Conference on cHip Design Languages"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/MDT.2004.101","article-title":"TPartition: testbench partitioning for hardware-accelerated functional verification","volume":"21","author":"kim","year":"2004","journal-title":"IEEE Design and Test of Computers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996654"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124721"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/DAC.2002.1012733","article-title":"Hole analysis for functional coverage data","author":"lachish","year":"2002","journal-title":"Proceedings of the 39th Design Automation Conference"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/54.936247","article-title":"Coverage metrics for functional validation of hardware designs","volume":"18","author":"serdar","year":"2001","journal-title":"IEEE Design and Test of Computers"},{"article-title":"Leverage Hardware Acceleration for Faster Simulation","year":"0","author":"tomas","key":"ref17"},{"key":"ref18","article-title":"Benefits of Hardware Accelerated Simulation","author":"wisniewski","year":"2001","journal-title":"4th IFAC Workshop on Discrete-event System Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253710"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392804"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794513"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.33"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691137"},{"key":"ref8","article-title":"A linear-time heuristic for improving network partitions","author":"fiduccia","year":"1982","journal-title":"Proceedings of the 19th Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.163"},{"key":"ref1","article-title":"FoCs - automatic generation of simulation checkers from formal specification","author":"abarbanel","year":"1999","journal-title":"Proceedings of the 11th International Conference on Computer Aided Verification"},{"key":"ref9","article-title":"User defined coverage-a tool supported methodology for design verification","author":"grinwald","year":"1998","journal-title":"Proceedings of the 35th Annual Design Automation Conference"},{"journal-title":"Altera White Paper","article-title":"SEmulation: Turbocharging the FPGA Development Process","year":"0","key":"ref20"},{"journal-title":"ISim Hardware Co-Simulation Tutorial Accelerating Floating Point FFT Simulation","year":"0","key":"ref22"},{"journal-title":"ISE Design Suite","year":"0","key":"ref21"},{"journal-title":"SystemVerilog Assertions Tutorial","year":"0","key":"ref24"},{"journal-title":"ISim User Guide","year":"0","key":"ref23"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059073.pdf?arnumber=7059073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:20:01Z","timestamp":1498188001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059073","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}