{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:17:53Z","timestamp":1769170673692,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059077","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T21:06:37Z","timestamp":1426280797000},"page":"618-623","source":"Crossref","is-referenced-by-count":11,"title":["Approximation-aware scheduling on heterogeneous multi-core architectures"],"prefix":"10.1109","author":[{"family":"Cheng Tan","sequence":"first","affiliation":[]},{"given":"Thannirmalai Somu","family":"Muthukaruppan","sequence":"additional","affiliation":[]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[]},{"family":"Lei Ju","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Temperature-aware DVFS for Hard Real-time Applications on Multi-core Processors","year":"0","journal-title":"TC'12"},{"key":"ref11","article-title":"Temperature-aware Scheduling and Assignment for Hard Realtime Applications on MPSoCs","year":"0","journal-title":"SC'07"},{"key":"ref12","article-title":"Efficient Operating System Scheduling for Performance-Asymmetric Multi-core Architectures","year":"0","journal-title":"VLSI'11"},{"key":"ref13","article-title":"EDF Scheduling on Heterogeneous Multiprocessors","author":"hyatt","year":"2004","journal-title":"University of North Carolina"},{"key":"ref14","article-title":"A Survey of Hard Real-time Scheduling for Multiprocessor Systems","year":"2011","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"ref4","article-title":"Dark Silicon and the End of Multicore Scaling","year":"0","journal-title":"ISCA'11"},{"key":"ref3","article-title":"The PARSEC Benchmark Suite: Characterization and Architectural Implications","year":"0","journal-title":"PACT'08"},{"key":"ref6","article-title":"Hierarchical Power Management for Asymmetric Multi-core in Dark Silicon Era","year":"0","journal-title":"DAC '13"},{"key":"ref5","year":"2011","journal-title":"ARM Ltd"},{"key":"ref8","article-title":"Phase-guided Thread-to-core Assignment for Improved Utilization of Performance-Asymmetric Multi-core Processors","year":"2009","journal-title":"ICSE Workshop on Multicore Software Engineering"},{"key":"ref7","article-title":"Managing Performance vs. Accuracy Tradeoffs with Loop Perforation","year":"0","journal-title":"ECFSE’ 11"},{"key":"ref2","article-title":"Dark Silicon as a Challenge for Hardware\/Software Co-design: Invited Special Session Paper","year":"0","journal-title":"CODES+ISSS'14"},{"key":"ref1","article-title":"Price Theory Based Power Management for Heterogeneous Multi-cores","year":"0","journal-title":"ASPLOS'14"},{"key":"ref9","article-title":"Energy-efficient Scheduling on Heterogeneous Multi-core Architectures","year":"0","journal-title":"ISLPED '12"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2015,1,19]]},"end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059077.pdf?arnumber=7059077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T04:06:58Z","timestamp":1490328418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059077","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}